← Ch.3
von Neumann CPU
Interact
Tour
FDE
R/W
Buses
Clock
Not started
CPU
address bus
data bus
control bus
memory address
register (MAR)
program counter
(PC)
memory data
register (MDR)
system
clock
CONTROL UNIT (CU)
current instruction
register (CIR)
ARITHMETIC AND
LOGIC UNIT (ALU)
accumulator
(ACC)
Memory (RAM)
Address
Contents
1111 0000
0111 0010
1111 0001
0101 1011
1111 0010
1101 1101
1111 0011
0111 1011
programs + data
Press Step to begin Tour
← Step
Step →
Reset
